



RK3568_ABCDE (Power&Gnd)



RK3568

Note:
Except DDR3, other DQ sequences
can not be swap

Note:
Except DDR3, other DQ sequences
can not be swap




Caps should be placed under the U1000 package

RK3568_G(OSC/PLL/PMUI01/2)

Note:


Adjusted the load capacitance according to the crystal specification.



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3568_I(VCCIO2 Domain)



Layout note:

Test point must be placed on the line, and no branch can be added

Note:


Reserve TestPoint for put the system into Maskrom mode to update the firmware
When writing mismatched firmware or other conditions result in boot failure,
use this test point


Except in this case, please use Recovery Key
Put the system into loader mode to update the firmware

Note:

If the power domain voltage is adjusted,
the software configuration must
be updated synchronously,
other wise the IO may be damaged!


RK3568_J(VCCIO3 Domain)




RK3568_U(USB3.0/SATA/QSGMII/PCIe2.0 x1)

Note:
Caps of between dashed green lines and U1000
should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_V(USB2.0 HOST)




RK3568_W(PCIe3.0 x2)



U1K

Operating Voltage=1.8V/3.3V

RK3568

² If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!



If Ethernet PHY uses other models, please note whether the default pull-up and pull-down of GPIO affect Ethernet PHY function

At present,
TXEN will be affected
if it defaults to high level
need to add a 4.7K
resistance to ground


If Ethernet PHY uses other models,
please note whether the default
pull-up and pull-down of GPIO
affect Ethernet PHY function

At present,
TXEN will be affected
if it defaults to high level
need to add a 4.7K
resistance to ground

According to the actual
choice of mounted
Cannot be mounted
at the same time
Default:1.8V
Select the voltage according
to the application

U1N


Operating Voltage=1.8V/3.3V

RK3568

Option

U10

RecoverySARADC_


RK3568

It is suggested to reserve a
Key to facilitate the
development debug


If SARADC_VIN0=0V
at after power on and reset,
then system will
enter into loader mode.

Caps of between dashed green lines and U1000 should be placed under the U1000 package

RK3568_P(MIPI_CSI_RX)



RK3568_M(VCCIO6 Domain)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Note:
Camera MCLK can select the following clock:
1:CAM_CLKOUT0
2:CAM_CLKOUT1
3:CIF_CLKOUT
4:REFCLK_OUT

Attention to the voltage matching


Option1	Sensor1 x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane + Sensor2 x2Lane	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0 MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

Mode	16bit	12bit	10bit	8bit
CIF_D0	D0	--	--	--
CIF_D1	D1	--	--	--
CIF_D2	D2	--	--	--
CIF_D3	D3	--	--	--
CIF_D4	D4	D0	--	--
CIF_D5	D5	D1	--	--
CIF_D6	D6	D2	D0	--
CIF_D7	D7	D3	D1	--
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7


Support BT601 YCbCr 422 8bit input
Support BT656 YCbCr 422 8bit input
Support RAW 8/10/12bit input
Support BT1120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling
Support 2/4 mixed BT656/BT1120 YCbCr 422 8bit input
BT1120 16bit Mode:
Default: D0-D7 <--> Y0-Y7, D8-D15 <--> C0-C7
Swap ON: D0-D7 <--> C0-C7, D8-D15 <--> Y0-Y7

GMAC	Direction	GEPHY	GMAC	Direction	FEPHY
GMACX_TXD0	----->	PHYX_TXD0	GMACX_TXD0	----->	PHYX_TXD0
GMACX_TXD1	----->	PHYX_TXD1	GMACX_TXD1	----->	PHYX_TXD1
GMACX_TXD2	----->	PHYX_TXD2			
GMACX_TXD3	----->	PHYX_TXD3			
GMACX_TXEN	----->	PHYX_TXEN	GMACX_TXEN	----->	PHYX_TXEN
GMACX_TXCLK	----->	PHYX_TXCLK			
GMACX_RXD0	<-----	PHYX_RXD0	GMACX_RXD0	<-----	PHYX_RXD0
GMACX_RXD1	<-----	PHYX_RXD1	GMACX_RXD1	<-----	PHYX_RXD1
GMACX_RXD2	<-----	PHYX_RXD2			
GMACX_RXD3	<-----	PHYX_RXD3			
GMACX_RXDV	<-----	PHYX_RXDV	GMACX_RXDV	<-----	PHYX_RXDV
GMACX_RXCLK	<-----	PHYX_RXCLK			
GMACX_RXER	<-----	PHYX_RXER	GMACX_RXER	<-----	PHYX_RXER
GMACX_MDC	----->	PHYX_MDC	GMACX_MDC	----->	PHYX_MDC
GMACX_MDIO	<-----	PHYX_MDIO	GMACX_MDIO	<-----	PHYX_MDIO
ETHX_REFCLK0_25M	----->	PHYX_XTALIN			
GMACX_MCLKINOUT	<-----	PHYX_CLKOUT125(Option)	GMACX_MCLKINOUT	----->	PHYX_XTALIN/REFCLK
GPIO	----->	PHYX_RSTn	GPIO	----->	PHYX_RSTn
GPIO	<-----	PHYX_INT/PMEB	GPIO	<-----	PHYX_INT/PMEB


RK3568_R(MIPI_DSI_TX0/LVDS_TX0)




RK3568_S(MIPI_DSI_TX1)



RK3568_T(eDP TX)



RK3568_Q(HDMI2.0 TX)



Note:
Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

RK3568_L(VCCIO5 Domain)

U10

VCCIO5 Domain

Operating Voltage=1.8V/3.3V


LCDC_D0	/ VOP_BT656_D0_M0	/ SPI0_MISO_M1	/ PCIE20_CLKREQn_M1	/ I2S1_MCLK_M2	/ GPIO2_D0_d	AG6	GMAC1_INT/PMEB_GPIO2_D0
LCDC_D1	/ VOP_BT656_D1_M0	/ SPI0_MOSI_M1	/ PCIE20_WAKEn_M1	/ I2S1_SCLK_TX_M2	/ GPIO2_D1_d	AD7	GMAC1_RSTn_GPIO2_D1
LCDC_D2	/ VOP_BT656_D2_M0	/ SPI0_CS0_M1	/ PCIE30X1_CLKREQn_M1	/ I2S1_LRCK_TX_M2	/ GPIO2_D2_d	AC8	GMAC0_INT/PMEB_GPIO2_D2
LCDC_D3	/ VOP_BT656_D3_M0	/ SPI0_CLK_M1	/ PCIE30X1_WAKEn_M1	/ I2S1_SDI0_M2	/ GPIO2_D3_d	AC7	GMAC0_RSTn_GPIO2_D3
LCDC_D4	/ VOP_BT656_D4_M0	/ SPI2_CSI_M1	/ PCIE30X2_CLKREQn_M1	/ I2S1_SDI1_M2	/ GPIO2_D4_d	AF5	PCIE30X2_CLKREQn_M1
LCDC_D5	/ VOP_BT656_D5_M0	/ SPI2_CS0_M1	/ PCIE30X2_WAKEn_M1	/ I2S1_SDI2_M2	/ GPIO2_D5_d	AF6	PCIE30X2_WAKEn_M1
LCDC_D6	/ VOP_BT656_D6_M0	/ SPI2_MOSI_M1	/ PCIE30X2_PERSTn_M1	/ I2S1_SDI3_M2	/ GPIO2_D6_d	AD6	PCIE30X2_PERSTn_M1
LCDC_D7	/ VOP_BT656_D7_M0	/ SPI2_MISO_M1	/ UART8_TX_M1	/ I2S1_SD00_M2	/ GPIO2_D7_d	AH5	GPIO2_D7
							AH4
LCDC_CLK	/ VOP_BT656_CLK_M0	/ SPI2_CLK_M1	/ UART8_RX_M1	/ I2S1_SD01_M2	/ GPIO3_A0_d	AB8	
							AE5
LCDC_D8	/ VOP_BT1120_D0	/ SPI1_CS0_M1	/ PCIE30X1_PERSTn_M1	/ SDMMC2_D0_M1	/ GPIO3_A1_d	AC4	
LCDC_D9	/ VOP_BT1120_D1	/ GMAC1_TXD2_M0	/ I2S3_MCLK_M0	/ SDMMC2_D1_M1	/ GPIO3_A2_d	AF4	LAN3_PERSTn_GPIO3_A3
LCDC_D10	/ VOP_BT1120_D2	/ GMAC1_TXD3_M0	/ I2S3_SCLK_M0	/ SDMMC2_D2_M1	/ GPIO3_A3_d	AH3	LAN4_PERSTn_GPIO3_A4
LCDC_D11	/ VOP_BT1120_D3	/ GMAC1_RXD2_M0	/ I2S3_LRCK_M0	/ SDMMC2_D3_M1	/ GPIO3_A4_d	AG3	GPIO3_A5
LCDC_D12	/ VOP_BT1120_D4	/ GMAC1_RXD3_M0	/ I2S3_SD0_M0	/ SDMMC2_CMD_M1	/ GPIO3_A5_d	AC3	
LCDC_D13	/ VOP_BT1120_CLK	/ GMAC1_TXCLK_M0	/ I2S3_SDI_M0	/ SDMMC2_CLK_M1	/ GPIO3_A6_d	AH2	
LCDC_D14	/ VOP_BT1120_D5	/ GMAC1_RXCLK_M0	/ I2S3_SDI0_M0	/ SDMMC2_DET_M1	/ GPIO3_A7_d	AG2	
LCDC_D15	/ VOP_BT1120_D6	/ ETH1_REFCLK0_25M_M0		/ SDMMC2_PWREN_M1	/ GPIO3_B0_d	AG1	PWR_25G_GPIO3_B1
							AF2
LCDC_D16	/ VOP_BT1120_D7	/ GMAC1_RXD0_M0	/ UART4_RX_M1	/ PWM8_M0	/ GPIO3_B1_d	AF1	I2C5_SCL_M0
LCDC_D17	/ VOP_BT1120_D8	/ GMAC1_RXD1_M0	/ UART4_TX_M1	/ PWM9_M0	/ GPIO3_B2_d	AE1	I2C5_SDA_M0
LCDC_D18	/ VOP_BT1120_D9	/ GMAC1_RXDV_CRS_M0	/ I2C5_SCL_M0	/ PDM_SDI0_M2	/ GPIO3_B3_d	AE2	
LCDC_D19	/ VOP_BT1120_D10	/ GMAC1_RXER_M0	/ I2C5_SDA_M0	/ PDM_SDI1_M2	/ GPIO3_B4_d	AE3	
LCDC_D20	/ VOP_BT1120_D11	/ GMAC1_TXD0_M0	/ I2C3_SCL_M1	/ PWM10_M0	/ GPIO3_B5_d	AD4	
LCDC_D21	/ VOP_BT1120_D12	/ GMAC1_TXD1_M0	/ I2C3_SDA_M1	/ PWM11_IR_M0	/ GPIO3_B6_d	AD2	
LCDC_D22	/ PWM12_M0	/ GMAC1_TXEN_M0	/ UART3_TX_M1	/ PDM_SDI2_M2	/ GPIO3_B7_d		
LCDC_D23	/ PWM13_M0	/ GMAC1_MCLKINOUT_M0	/ UART3_RX_M1	/ PDM_SDI3_M2	/ GPIO3_C0_d		
							AD1
LCDC_HSYNC	/ VOP_BT1120_D13	/ SPI1_MOSI_M1	/ PCIE20_PERSTn_M1	/ I2S1_SD02_M2	/ GPIO3_C1_d	AA7	PCIE20_PERSTn_M1_GPIO3_C1
LCDC_VSYNC	/ VOP_BT1120_D14	/ SPI1_MISO_M1	/ UART5_TX_M1	/ I2S1_SD03_M2	/ GPIO3_C2_d	AC4	UART5_TX_M1
LCDC_DEN	/ VOP_BT1120_D15	/ SPI1_CLK_M1	/ UART5_RX_M1	/ I2S1_SCLK_RX_M2	/ GPIO3_C3_d		UART5_RX_M1
							AC3
PWM14_M0	/ VOP_PWM_M1	/ GMAC1_MDC_M0	/ UART7_TX_M1	/ PDM_CLK1_M2	/ GPIO3_C4_d	AC2	UART7_TX_M1
PWM15_IR_M0	/ SPDIF_TX_M1	/ GMAC1_MDIO_M0	/ UART7_RX_M1	/ I2S1_LRCK_RX_M2	/ GPIO3_C5_d		UART7_RX_M1

RK3568

VCCIO5_1
VCCIO5_2


VCC_3V3

V10
V11



Note:

If the power domain voltage is adjusted, the software configuration must be updated synchronously, otherwise the IO may be damaged!



R900, R901为2.2K不贴

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Rockchip Confidential

RK3568_H(VCCIO1 Domain)

U1H

VCCIO1 Domain

Operating Voltage=1.8V/3.3V

I2C3_SDA_M0	/ UART3_RX_M0	/ CAN1_RX_M0	/ AUDIOPWM_LOUT_P	/ ACODEC_ADC_DATA	/ GPIO1_A0_u
I2C3_SCL_M0	/ UART3_TX_M0	/ CAN1_TX_M0	/ AUDIOPWM_LOUT_N	/ ACODEC_ADC_CLK	/ GPIO1_A1_u
I2S1_MCLK_M0	/ UART3_RTSn_M0	/ SCR_CLK	/ PCIE30X1_PERSTn_M2		/ GPIO1_A2_d
I2S1_SCLK_TX_M0	/ UART3_CTSn_M0	/ SCR_IO	/ PCIE30X1_WAKEn_M2	/ ACODEC_DAC_CLK	/ GPIO1_A3_d
I2S1_SCLK_RX_M0	/ UART4_RX_M0	/ PDM_CLK1_M0	/ SPDIF_TX_M0		/ GPIO1_A4_d
I2S1_LRCK_TX_M0	/ UART4_RTSn_M0	/ SCR_RST	/ PCIE30X1_CLKREQn_M2	/ ACODEC_DAC_SYNC	/ GPIO1_A5_d
I2S1_LRCK_RX_M0	/ UART4_TX_M0	/ PDM_CLK0_M0	/ AUDIOPWM_ROUT_P		/ GPIO1_A6_d
I2S1_SD00_M0	/ UART4_CTSn_M0	/ SCR_DET	/ AUDIOPWM_ROUT_N	/ ACODEC_DAC_DATA1	/ GPIO1_A7_d
I2S1_SD01_M0	/ I2S1_SD13_M0	/ PDM_SD13_M0	/ PCIE20_CLKREQn_M2	/ ACODEC_DAC_DATA0	/ GPIO1_B0_d
I2S1_SD02_M0	/ I2S1_SD12_M0	/ PDM_SD12_M0	/ PCIE20_WAKEn_M2	/ ACODEC_ADC_SYNC	/ GPIO1_B1_d
I2S1_SD03_M0	/ I2S1_SD11_M0	/ PDM_SD11_M0	/ PCIE20_PERSTn_M2		/ GPIO1_B2_d
	/ I2S1_SD10_M0	/ PDM_SD10_M0			/ GPIO1_B3_d

RK3568

VCCIO1

D18

E18

A19

B19

F18

A20

C20

B20

D20


E20

A21

B21

VCCIO_ACODEC

H17




Default 3.3V


Note:

If the power domain voltage is adjusted, the software configuration must be updated synchronously, other wise the IO may be damaged!

Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package





A

B

C




D





A

B


C

D






VCC3V3_SYS




VFB=0.6V F=500KHz Imax=5A

NVME 3.3V




VFB=0.6V F=500KHz Imax=5A

VCC5V_SYS



VFB=0.6V F=500KHz Imax=5A



A

B

C



D

A



B

C


D





HDMI2.0 TX




HDMI TX HPD






$C_j \leq 0.4\text{pF}$











PI6C_S2	PI6C_S1	PI6C_S0	Spread %	Out Freq
0	0	0	-0.5	100MHz
0	0	1	-1.0	100MHz
0	1	0	-1.5	100MHz
0	1	1	No Spread	100MHz





If board target trace impedance is 50ohm
then $R = 4750\text{ohm}$ providing an IREF of 2.32 mA . The output current (IOH) is $6 * \text{IREF}$.
 $6 \times 2.32 \times 50 = 696\text{mV}$


And SDIO WIFI Option




GMAC1_TX00_M1	→	GMAC1_TXD0_M1
GMAC1_TX01_M1	→	GMAC1_TXD1_M1
GMAC1_TX02_M1	→	GMAC1_TXD2_M1
GMAC1_TX03_M1	→	GMAC1_TXD3_M1
GMAC1_TXEN_M1	→	GMAC1_TXEN_M1
GMAC1_TXCLK_M1	→	GMAC1_TXCLK_M1
GMAC1_RX00_M1	→	GMAC1_RXD0_M1
GMAC1_RX01_M1	→	GMAC1_RXD1_M1
GMAC1_RX02_M1	→	GMAC1_RXD2_M1
GMAC1_RX03_M1	→	GMAC1_RXD3_M1
GMAC1_RXDV_CRS_M1	→	GMAC1_RXDV_CRS_M1
GMAC1_RXCLK_M1	→	GMAC1_RXCLK_M1
ETH1_REFCLK0_25M_M1	→	ETH1_REFCLK0_25M_M1
GMAC1_MCLKINOUT_M1	→	GMAC1_MCLKINOUT_M1
GMAC1_MDC_M1	→	GMAC1_MDC_M1
GMAC1_MDIO_M1	→	GMAC1_MDIO_M1
GMAC1_RSTn_GP102_O1	→	GMAC1_RSTn_GP102_O1
GMAC1_INT/PMBE_GP102	→	GMAC1_INT/PMBE_GP102




The diagram shows two LED driver circuits. The left circuit uses a 5VQ11 S8050 NPN transistor (pin 1 to PHY1_LED2/CF6_LED02, pin 2 to PHY1_LED2, pin 3 to ground) with a 510R resistor (R166) between VCC3V3_PHY1 and the base. The right circuit uses a 5VQ12 S8050 NPN transistor (pin 1 to PHY1_LED1/CF6_LED09, pin 2 to PHY1_LED1, pin 3 to ground) with a 510R resistor (R167) between VCC3V3_PHY1 and the base. Both drivers have a 100R resistor (R171/R170) between the emitter and ground. The layout includes various resistors (R174, R177, R178) and capacitors (C257, C258, C263, C264) for decoupling and timing. The layout is color-coded: red for power and ground, blue for signal, and green for other components.



Title		
Size	Number	Revision
A3		
Date:	9-27-2024	Sheet of
File:	G:\硬件设备资料\125.Ethernet5-PCIe\PCIE20toUSB.Dwg	









Title		
Size	Number	Revision
A3		
Date:	9-27-2024	Sheet of
File:	G:\硬件设备资料\126.Ethernet6-PCIe2.0\PCB\PCB.Dwg	




Title		
Size	Number	Revision
A3		
Date:	9-27-2024	Sheet of
File:	G:\硬件设备资料\1m.2 nvme.SchDoc	Drawn By:

UART5_RX_M0
UART5_TX_M0
UART6_TX_M1
UART6_RX_M1
UART4_TX_M0
UART4_RX_M0







OPTION	WIFI				BT	Crystals	VCCIO_SDIO	OPTION1	OPTION2	OPTION3
	a	b/g/n	ac	5GHz						
AW-CH256SH	Yes	Yes	Yes	Yes	4.2	37.4MHz	1.71~3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0
AP6236/AP6212	No	Yes	No	No	4.2/4.0	26MHz	1.71~3.63V	Yes	Yes	No
AP6256/AP6255	Yes	Yes	Yes	Yes	5.0/4.2	37.4MHz	1.62~3.63V	Yes	Yes	Yes@SDIO2.0 No@SDIO3.0

[illegible]